Category
Recently Viewed Products
-
JEDEC JEP122H
$123.88$74.33 -
CIE x048-WP01
$31.80$19.08 -
GAMP Good Practice Guide: A Risk-Based Approach to GxP Compliant Laboratory Computerized Systems (Second Edition)
$460.00$276.00 -
NETA ATS
$290.00$174.00 -
NAS 100
$69.00$41.40
JEDEC JESD89-1A
$56.00 $33.60
TEST METHOD FOR REAL-TIME SOFT ERROR RATE
Published by | Publication Date | Number of Pages |
JEDEC | 10/01/2007 | 15 |
JEDEC JESD89-1A – TEST METHOD FOR REAL-TIME SOFT ERROR RATE
This test is used to determine the Soft Error Rate (SER) of solid state volatile memory arrays and bistable logic elements (e.g. flip-flops) for errors which require no more than re-reading or re-writing to correct and as used in terrestrial environments. It simulates the operating condition of the device and is used for qualification, characterization, or reliability monitoring. This test is intended for execution in ambient conditions without the artificial introduction of radiation sources.
Product Details
- Published:
- 10/01/2007
- Number of Pages:
- 15
- File Size:
- 1 file , 140 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD90
$60.00$36.00Add to cartA PROCEDURE FOR MEASURING P-CHANNEL MOSFET NEGATIVE BIAS TEMPERATURE INSTABILITIES
Published by Publication Date Number of Pages JEDEC 11/01/2004 19 -
JEDEC JESD96A
$106.00$63.60Add to cartRADIO FRONT END – BASEBAND (RF-BB) INTERFACE
Published by Publication Date Number of Pages JEDEC 02/01/2006 61 -
JEDEC J-STD-609B
$62.00$37.20Add to cartMARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
Published by Publication Date Number of Pages JEDEC 04/01/2016 24 -
JEDEC JESD99C
$163.00$97.80Add to cartTerms, Definitions, and Letter Symbols for Microelectronic Devices
Published by Publication Date Number of Pages JEDEC 12/01/2012 120