Category
Recently Viewed Products
-
CIE x048-WP01
$31.80$19.08 -
GAMP Good Practice Guide: A Risk-Based Approach to GxP Compliant Laboratory Computerized Systems (Second Edition)
$460.00$276.00 -
NETA ATS
$290.00$174.00 -
NAS 100
$69.00$41.40 -
CIE x048-PO63
$31.80$19.08
JEDEC JEP122H – Failure Mechanisms and Models for Semiconductor Devices
This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method. This publication also provides guidance in the selection of reliability modeling parameters, namely functional form, apparent thermal activation energy values and sensitivity to stresses such as power supply voltage, substrate current, current density, gate voltage, relative humidity, temperature cycling range, mobile ion concentration, etc.
Product Details
- Published:
- 09/01/2016
- Number of Pages:
- 114
- File Size:
- 1 file , 2.2 MB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JS 9704
$74.00$44.40Add to cartIPC/JEDEC-9704: Printed Wiring Board (PWB) Strain Gage Test Guideline
Published by Publication Date Number of Pages JEDEC 06/01/2005 32 -
JEDEC J-STD-609B
$62.00$37.20Add to cartMARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
Published by Publication Date Number of Pages JEDEC 04/01/2016 24 -
JEDEC JP 002
$72.00$43.20Add to cartCURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE
Published by Publication Date Number of Pages JEDEC 03/01/2006 29 -
JEDEC J-STD-033D
$89.00$53.40Add to cartHandling, Packing, Shipping, and Use of Moisture/Reflow Sensitive Surface-Mount Devices
Published by Publication Date Number of Pages JEDEC 04/01/2018 31