Category
JEDEC J-STD-609B
$62.00 $37.20
MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
Published by | Publication Date | Number of Pages |
JEDEC | 04/01/2016 | 24 |
JEDEC J-STD-609B – MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
This standard applies to components and assemblies that contain Pb-free and Pb-containing solders and finishes. This standard describes the marking of components and the labeling of their shipping containers to identify their 2nd level terminal finish or material, and applies to components that are intended to be attached to boards or assemblies with solder or mechanical clamping or are press fit. This standard also applies to 2nd level terminal materials for bumped die that are used for direct board attach.
Product Details
- Published:
- 04/01/2016
- Number of Pages:
- 24
- File Size:
- 1 file , 920 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD93 (R2009)
$62.00$37.20Add to cartHYBRIDS/MCM
Published by Publication Date Number of Pages JEDEC 09/01/2005 23 -
JEDEC JESD94B
$80.00$48.00Add to cartAPPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY
Published by Publication Date Number of Pages JEDEC 10/01/2015 47 -
JEDEC JESD99C
$163.00$97.80Add to cartTerms, Definitions, and Letter Symbols for Microelectronic Devices
Published by Publication Date Number of Pages JEDEC 12/01/2012 120 -
JEDEC JESD 8-9B
$72.00$43.20Add to cartADDENDUM No. 9B to JESD8 – STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002
Published by Publication Date Number of Pages JEDEC 05/01/2002 28