Category
JEDEC JESD 8-9B
$72.00 $43.20
ADDENDUM No. 9B to JESD8 – STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002
Published by | Publication Date | Number of Pages |
JEDEC | 05/01/2002 | 28 |
JEDEC JESD 8-9B – ADDENDUM No. 9B to JESD8 – STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002
This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_2 logic switching range, nominally 0 V to 2.5 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. This standard has been developed particularly with the objective of providing a relatively simple upgrade path from MOS push-pull interface designs. The standard is particularly intended to improve operation in situations where busses must be isolated from relatively large stubs.
Product Details
- Published:
- 05/01/2002
- Number of Pages:
- 28
- File Size:
- 1 file , 180 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD93 (R2009)
$62.00$37.20Add to cartHYBRIDS/MCM
Published by Publication Date Number of Pages JEDEC 09/01/2005 23 -
JEDEC JS 9702
$60.00$36.00Add to cartIPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)
Published by Publication Date Number of Pages JEDEC 06/01/2004 19 -
JEDEC J-STD-033D
$79.00$47.40Add to cartHandling, Packing, Shipping and Use of Moisture, Reflow, and Process Sensitive Devices
Published by Publication Date Number of Pages JEDEC 04/01/2018 31 -
JEDEC JIG 101 Ed. 2.0
$80.00$48.00Add to cartMaterial Composition Declaration for Electronic Products
Published by Publication Date Number of Pages JEDEC 04/01/2009 44