Category
Recently Viewed Products
-
BS 10008-1
$276.86$166.12 -
ASTM E3069
$50.00$30.00 -
ANS 15.12
$41.00$24.60 -
ANS 15.2
$81.00$48.60 -
AS T25
$47.64$28.58
JEDEC J-STD-609B
$62.00 $37.20
MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
Published by | Publication Date | Number of Pages |
JEDEC | 04/01/2016 | 24 |
JEDEC J-STD-609B – MARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
This standard applies to components and assemblies that contain Pb-free and Pb-containing solders and finishes. This standard describes the marking of components and the labeling of their shipping containers to identify their 2nd level terminal finish or material, and applies to components that are intended to be attached to boards or assemblies with solder or mechanical clamping or are press fit. This standard also applies to 2nd level terminal materials for bumped die that are used for direct board attach.
Product Details
- Published:
- 04/01/2016
- Number of Pages:
- 24
- File Size:
- 1 file , 920 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD99C
$163.00$97.80Add to cartTerms, Definitions, and Letter Symbols for Microelectronic Devices
Published by Publication Date Number of Pages JEDEC 12/01/2012 120 -
JEDEC J-STD-033D
$89.00$53.40Add to cartHandling, Packing, Shipping, and Use of Moisture/Reflow Sensitive Surface-Mount Devices
Published by Publication Date Number of Pages JEDEC 04/01/2018 31 -
JEDEC JESD8C.01
$56.00$33.60Add to cartINTERFACE STANDARD FOR NOMINAL 3.0 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITS
Published by Publication Date Number of Pages JEDEC 09/01/2007 15 -
JEDEC JP 002
$72.00$43.20Add to cartCURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE
Published by Publication Date Number of Pages JEDEC 03/01/2006 29