Category
Recently Viewed Products
-
NAS 1021
$69.00$41.40 -
JEDEC JESD92
$74.00$44.40 -
JEDEC J-STD-033D
$79.00$47.40 -
JEDEC EIA 365 (R1984)
$59.00$35.40 -
HI 14.3
$260.00$156.00
JEDEC JP001A
$87.00 $52.20
FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)
Published by | Publication Date | Number of Pages |
JEDEC | 02/01/2014 | 48 |
JEDEC JP001A – FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)
This document provides a guideline for the minimum set of measurements to qualify a new semiconductor wafer process. It is written with particular reference to a generic silicon based CMOS logic technology. While it may be applicable to other technologies (e.g., analog CMOS, bipolar, BICMOS, GaAs, etc.), some sections apply specifically to CMOS. No effort was made in the present document to cover all the qualification requirements for specific other technologies, e.g., Cu/Low K interconnects or ultra thin gate oxide. This publication, is co-sponsored by JEDEC JC-14.2 and the FSA (Fabless Semiconductor Association). It originated at the FSA as a technology specific document, and has evolved into a generic set of qualification requirements.
Product Details
- Published:
- 02/01/2014
- Number of Pages:
- 48
- File Size:
- 1 file , 310 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD93 (R2009)
$62.00$37.20Add to cartHYBRIDS/MCM
Published by Publication Date Number of Pages JEDEC 09/01/2005 23 -
JEDEC J-STD-048
$51.00$30.60Add to cartNotification Standard for Product Discontinuance
Published by Publication Date Number of Pages JEDEC 11/01/2014 10 -
JEDEC JESD8C.01
$56.00$33.60Add to cartINTERFACE STANDARD FOR NOMINAL 3.0 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITS
Published by Publication Date Number of Pages JEDEC 09/01/2007 15 -
JEDEC JESD91B
$60.00$36.00Add to cartMethod for Developing Acceleration Models for Electronic Device Failure Mechanisms
Published by Publication Date Number of Pages JEDEC 03/01/2022 20