Category
Recently Viewed Products
-
CIE 062
$114.48$68.69 -
JEDEC JESD82-3B
$59.00$35.40 -
JEDEC JESD84-B42
$208.00$124.80 -
LIA Z136.1
$203.00$121.80 -
NETA ECS
$190.00$114.00
JEDEC JEP158
$62.00 $37.20
3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions
Published by | Publication Date | Number of Pages |
JEDEC | 11/01/2009 | 23 |
JEDEC JEP158 – 3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions
To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.
Product Details
- Published:
- 11/01/2009
- Number of Pages:
- 23
- File Size:
- 1 file , 170 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JESD92
$74.00$44.40Add to cartPROCEDURE FOR CHARACTERIZING TIME-DEPENDENT DIELECTRIC BREAKDOWN OF ULTRA-THIN GATE DIELECTRICS
Published by Publication Date Number of Pages JEDEC 08/01/2003 32 -
JEDEC JESD91B
$60.00$36.00Add to cartMethod for Developing Acceleration Models for Electronic Device Failure Mechanisms
Published by Publication Date Number of Pages JEDEC 03/01/2022 20 -
JEDEC JP001A
$87.00$52.20Add to cartFOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)
Published by Publication Date Number of Pages JEDEC 02/01/2014 48 -
JEDEC JESD9C
$141.00$84.60Add to cartInspection Criteria for Microelectronic Packages and Covers
Published by Publication Date Number of Pages JEDEC 05/01/2017 82