Sale!
JEDEC JEP126
$28.80
GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS
| Published by | Publication Date | Number of Pages |
| JEDEC | 05/01/1996 | 8 |
JEDEC JEP126 – GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS
This publication provides a guideline to suppliers of IC components with a template for documenting the numerical simulation assumptions. In addition this guideline also suggests a model environment to reference when comparing various packages or component suppliers. This publication should improve the communication between the package model suppliers. This publication should improve the communication between the package model supplier and the end user.
Product Details
- Published:
- 05/01/1996
- Number of Pages:
- 8
- File Size:
- 1 file , 240 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC J-STD-609B
$37.20Add to cartMARKING, SYMBOLS, AND LABELS OF LEADED AND LEAD-FREE TERMINAL FINISHED MATERIALS USED IN ELECTRONIC ASSEMBLY
Published by Publication Date Number of Pages JEDEC 04/01/2016 24 -
JEDEC JESD96A
$63.60Add to cartRADIO FRONT END – BASEBAND (RF-BB) INTERFACE
Published by Publication Date Number of Pages JEDEC 02/01/2006 61 -
JEDEC JIG 101 Ed. 2.0
$48.00Add to cartMaterial Composition Declaration for Electronic Products
Published by Publication Date Number of Pages JEDEC 04/01/2009 44 -
JEDEC JP 002
$43.20Add to cartCURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE
Published by Publication Date Number of Pages JEDEC 03/01/2006 29
