Category
Recently Viewed Products
-
GAMP Good Practice Guide: A Risk-Based Approach to Calibration Management, Second Edition
$460.00$276.00 -
JEDEC JESD84-A41
$72.00$43.20 -
CIE 051.2
$114.48$68.69
JEDEC JESD82-8.01
$60.00 $36.00
STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
Published by | Publication Date | Number of Pages |
JEDEC | 02/01/2004 | 20 |
JEDEC JESD82-8.01 – STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CU877 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CU877 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This document includes minor editorial changes as noted in Annex A, page 16.
Product Details
- Published:
- 02/01/2004
- Number of Pages:
- 20
- File Size:
- 1 file , 140 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
JEDEC JS-001-2017
$91.00$54.60Add to cartESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing – Human Body Modal (HBM) – Component Level
Published by Publication Date Number of Pages JEDEC 05/12/2017 0 -
JEDEC J-STD-048
$51.00$30.60Add to cartNotification Standard for Product Discontinuance
Published by Publication Date Number of Pages JEDEC 11/01/2014 10 -
JEDEC JP 002
$72.00$43.20Add to cartCURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE
Published by Publication Date Number of Pages JEDEC 03/01/2006 29 -
JEDEC JS 9702
$60.00$36.00Add to cartIPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)
Published by Publication Date Number of Pages JEDEC 06/01/2004 19