Category

Sale!
JEDEC JESD 36

JEDEC JESD 36

$33.60

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

Published by Publication Date Number of Pages
JEDEC 06/01/1996 15
Digital PDFMulti-User AccessPrintable

JEDEC JESD 36 – STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

This standard outlines the standard dc specifications, test conditions, and test loading for logic products that are designed to tolerate input and output voltages which exceed the device’s power supply. More specifically this standardizes 5 V – tolerant logic prducts that run from ‘low voltage’ (2.7 V to 3.6 V) power supplies. Products that meet this standard can be used to effectively interface between LVCMOS/LVTTL and 5 V TTL buses, bridging the gap between low-voltage and 5 V TTL busses.

Product Details

Published:
06/01/1996
Number of Pages:
15
File Size:
1 file , 43 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus
Category:

Related products