Sale!
ESD TR5.4-03
$10.80
ESD TR5.4-03 – ESD Association Technical Report For Electrostatic Discharge Sensitivity Testing – Latch-Up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits, Transient Latch-up Testing – Component Level, Supply Transient Stimulation
The information and procedures defined in this technical report may be used to search for latch-up sensitive layouts within integrated circuits. The stress levels and stimuli parameter values defined may be used for a wide range of devices. Levels and values can be scaled up or down to suit the requirements of the actual device under test and types of transient stimuli being used.
Product Details
- Published:
- 2011
- ANSI:
- ANSI Approved
- Number of Pages:
- 36
- File Size:
- 1 file , 230 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
ESD TR5.5-05
$13.20Add to cartTransmission Line Pulse (TLP) – Transient Response Evaluation
Published by Publication Date Number of Pages ESD 2020 49 -
ESD TR50.0-03
$6.00Add to cartVoltage and Energy Susceptible Device Concepts, Including Latency Considerations
Published by Publication Date Number of Pages ESD 2003 26 -
ESD TR3.0-02
$6.00Add to cartSelection and Acceptance of Air Ionizers
Published by Publication Date Number of Pages ESD 2005 17 -
ESD TR5.3.1-01
$13.20Add to cartFor Electrostatic Discharge Sensitivity Testing Contact Charged Device Model (CCDM) vs. Field Induced CDM (FICDM) a Case Study
Published by Publication Date Number of Pages ESD 2018 25
