Category
Recently Viewed Products
-
JEDEC JEB 15
$141.00$84.60 -
CIE 122
$60.42$36.25 -
IES RP-9
$120.00$72.00
ESD JS-002 – ANSI/ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing, Charged Device Model (CDM) – Device Level
This document establishes the procedure for testing, evaluating, and classifying devices and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined field-induced charged device model (CDM) electrostatic discharge (ESD). All packaged semiconductor devices, thin-film circuits, surface acoustic wave (SAW) devices, optoelectronic devices, hybrid integrated circuits (HICs), and multi-chip modules (MCMs) containing any of these devices are to be evaluated according to this standard. The devices shall be assembled into a package similar to that expected in the final application to perform the tests. This CDM document does not apply to socketed discharge model testers.
Product Details
- Published:
- 07/26/2022
- ISBN(s):
- 1585373338
- ANSI:
- ANSI Approved
- Number of Pages:
- 52
- File Size:
- 1 file , 1.2 MB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Related products
-
ESD TR5.4-02
$10.00$6.00Add to cartDetermination of CMOS Latch-up Susceptibility, Transient Induced Latch-Up – Technical Report No. 2
Published by Publication Date Number of Pages ESD 2008 62 -
ESD TR5.5-04
$22.00$13.20Add to cartTransmission Line Pulse (TLP) – User and Application Guide
Published by Publication Date Number of Pages ESD 08/15/2022 62 -
ESD TR5.4-03
$18.00$10.80Add to cartESD Association Technical Report For Electrostatic Discharge Sensitivity Testing – Latch-Up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits, Transient Latch-up Testing – Component Level, Supply Transient Stimulation
Published by Publication Date Number of Pages ESD 2011 36 -
ESD TR5.4-01
$10.00$6.00Add to cartTransient Induced Latch-Up (TLU)
Published by Publication Date Number of Pages ESD 2000 29