Category
Sale!
ESD SP5.4.1
$169.00 $101.40
For Latch-up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits Transient Latch-up Testing Device Level
Published by | Publication Date | Number of Pages |
ESD | 2018 | 28 |
ESD SP5.4.1 – For Latch-up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits Transient Latch-up Testing Device Level
ESD SP5.4.1-2017 defines procedures to characterize the latch-up sensitivity of integrated circuits triggered by fast transients.
Product Details
- Published:
- 2018
- ISBN(s):
- 158537296X
- ANSI:
- ANSI Approved
- Number of Pages:
- 28
- File Size:
- 1 file , 740 KB
- Note:
- This product is unavailable in Russia, Ukraine, Belarus
Category: ESD
Related products
-
ESD TR53-01
$169.00$101.40Add to cartESD Association Technical Report for the Protection of Electrostatic Discharge Susceptible Items – Compliance Verification of ESD Control Items
Published by Publication Date Number of Pages ESD 2022 70 -
ESD TR50.0-03
$10.00$6.00Add to cartVoltage and Energy Susceptible Device Concepts, Including Latency Considerations
Published by Publication Date Number of Pages ESD 2003 26 -
ESD TR5.5-03
$10.00$6.00Add to cartVery-Fast Transmission Line Pulse (VF-TLP) – Round Robin Analysis
Published by Publication Date Number of Pages ESD 2014 33 -
ESD TR5.6-01
$10.00$6.00Add to cartHuman Metal Model (HMM)
Published by Publication Date Number of Pages ESD 2009 15